Bert Molenkamp (University of Twente) handed over the certificates to the trainees of our Advanced VHDL course. All the trainees are now VHDL experts!
This week our trainer Paul Eijkelkamp gave the Cadence Verilog A course. Paul learned the students to write High Level Simulation Models. By following this course designers are able to simulate complete systems, quick and efficient.